Lab 1: Digital Logic Gates and Boolean Functions

# Objectives

* Study the basic logic gates - AND, OR, NOT, NAND, NOR, XOR.
* Get acquainted with the representation of Boolean functions using truth tables, logic diagrams and Boolean Algebra.
* Prove the extension of inputs of AND and OR gates using the associative law.
* Become familiarized with combinational logic circuits.

# Theory

**Logic Gates**

Logic gates are the elementary building blocks of digital circuits. They perform logical operations of one or more logical inputs to produce a single output. Digital logic gates operate at two discrete voltage levels representing the binary values 0 (logical LOW) and 1 (logical HIGH). **Table B.1** provides a brief description of the basic digital logic gates, their corresponding IC numbers and circuit symbols.

|  |  |  |  |
| --- | --- | --- | --- |
| Gate | Description | IC # | Symbol |
| AND | Multi-input circuit producing an output of 1 if all inputs are 1. | 7408 | C:\Users\Azmeen\Desktop\Lab Manuals\AND.jpg |
| OR | Multi-input circuit producing an output of 1 when any of its inputs is 1. | 7432 | C:\Users\Azmeen\Desktop\Lab Manuals\OR.jpg |
| NOT | Single-input circuit that inverts the input (also called an Inverter). The output is 0 if the input is 1 and vice versa. | 7404 | C:\Users\Azmeen\Desktop\Lab Manuals\NOT.jpg |
| NAND | AND followed by an Inverter | 7400 | C:\Users\Azmeen\Desktop\Lab Manuals\NAND.jpg |
| NOR | OR followed by an Inverter | 7402 | C:\Users\Azmeen\Desktop\Lab Manuals\NOR.jpg |
| XOR | The Exclusive-OR or Ex-OR is a two-input circuit that produces an output of 0 is both inputs are same and 1 if the inputs are different. | 7486 | C:\Users\Azmeen\Desktop\Lab Manuals\XOR.jpg |

Table B.1: Logic gates

**Truth Tables**

|  |  |
| --- | --- |
|  |  |
| 0 0 | 0 |
| 0 1 | 0 |
| 1 0 | 0 |
| 1 1 | 1 |

Table B.2: Truth table for an AND gate

A truth table shows all output logic levels of a logic circuit for every possible combination of inputs. For example, **Table B.2** shows the truth table for a two-input AND gate.

**Boolean Algebra**

Boolean algebra is a branch of mathematical logic that formalizes the relation between variables that take the truth values of *true* and *false*, denoted by 1 and 0 respectively. It is fundamental in the development of digital electronics. Digital electronics networks are generally expressed as Boolean functions. Discrete voltage levels are used to represent the truth values. Postulates and theorems of Boolean algebra are given in **Table B.3**.

|  |  |
| --- | --- |
| **Postulates and Theorems** | **Name** |
|  | Identity |
|  |  |
|  |  |
|  |  |
|  | Involution |
|  | Commutative |
|  | Associative |
|  | Distributive |
|  | De Morgan |
|  | Absorption |

Table B.3: Laws of Boolean algebra

**Combinational Logic**

Combination logic refers to digital networks where the output is solely dependent on the current input(s) and is not affected by previous states. The analysis of combination logic requires writing the Boolean functions for each element of the circuit, producing their truth tables, and subsequently combining each function for the final output and truth table.

# Apparatus

* IC 7400 Quadruple 2-input NAND gates
* IC 7402 Quadruple 2-input NOR gates
* IC 7404 Hex Inverters (NOT gates)
* IC 7408 Quadruple 2-input AND gates
* IC 7432 Quadruple 2-input OR gates
* IC 7486 Quadruple 2-input XOR gates
* Trainer Board
* Wires

# Experiment 1: Introduction to Basic Logic Gates

## D.1 Procedure

1. Place the 7408 AND IC on the breadboard. Make sure that every pin of the IC is on a separate node on the breadboard. Carefully note the location of the polarity mark of the IC. It will allow you to identify the different pins of the IC.
2. Connect the VCC and GND pins of the IC to the +5 V and GND ports of the trainer board respectively.
3. Label the pin numbers of the inputs and output of the gate in **Figure F.1.1**.
4. Connect each input of the logic gate to a toggle switch and the output to an LED on the trainer board.
5. Apply all combinations of inputs by turning the toggle switches on (1) and off (0), and record if the LED is on (1) or off (0) as the output of the gate. Record your results in Table F.1.1.
6. Replace the AND IC with OR, NAND and XOR ICs without changing the connections and repeat step 5 for each.
7. Repeat steps 1-5 for the NOT and NOR ICs.

**Experiment 2: Constructing 3-input AND & OR gates from 2-input AND & OR gates**

## D.2 Procedure

* + - 1. Complete the truth table for the 3-input AND gate in **Table F.2.1**.
      2. Construct the 3-input AND circuit in **Figure F.2.1**, and label the pin numbers in the figure.
      3. Connect the output to an LED and verify it using the truth table.
      4. Repeat steps 1-3 for the 3-input OR gate.

## Experiment 3: Implementation of Boolean Functions

**D.3 Procedure**

Consider the following Boolean Equation:

1. Complete the truth table for the implicants, , and in **Table F.3.1**.
2. Using the values of the implicants, complete the truth table for the function in **Table F.3.1**.
3. Use **Figure F.3.1** to wire up implicants I1, I2 and I3 and connect their outputs to separate LEDs.
4. Compare the output of each implicant to the corresponding values in the truth table to verify that they are all correctly contructed.
5. Connect the outputs of the three implicants as inputs to the OR gates.
6. Connect the final output to an LED and verify the function using the truth table.

**Questions:**

## What are the names (7400, 7402, etc) of the ICs that you would need if you wanted to use 17 AND gates, 22 NOT gates and 18 NOR gates in a circuit? How many of each IC would you need?

1. How can you power your logic ICs if the +5V port of your trainer board stops working?
2. What is a Truth Table? Draw the Truth Table for a 2-input XNOR gate.
3. Let us assume there are two logical inputs A and B. If A and B are passed through a NAND gate and then the output of the NAND gate is passed through a NOT gate, what logical operation will the final output represent? What is the name of the Boolean Algebra theorem that can be used to find this answer?
4. Draw the IC diagram for the logic circuit in Figure F.3.1. In place of the logic gates, draw the ICs and all the connections required to make the circuit work.

**EEE211L – Lab 1 – Digital Logic Gates and Boolean Functions**

**Data Sheet:** Instructor’s Signature: ............................

|  |  |  |
| --- | --- | --- |
| Section: | Group No.: | Date: |

**F.1 Introduction to Basic Logic Gates**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| C:\Users\Azmeen\Desktop\Lab Manuals\AND.jpg | C:\Users\Azmeen\Desktop\Lab Manuals\OR.jpg | C:\Users\Azmeen\Desktop\Lab Manuals\NOT.jpg | C:\Users\Azmeen\Desktop\Lab Manuals\NAND.jpg | C:\Users\Azmeen\Desktop\Lab Manuals\NOR.jpg | C:\Users\Azmeen\Desktop\Lab Manuals\XOR.jpg |

**Figure F.1.1: Pin configurations of gates in ICs**

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Input** | **AND** | **OR** | **NAND** | **XOR** | **NOR** |  | **Input** | **NOT** |
| 0 0 |  |  |  |  |  | 0 |  |
| 0 1 |  |  |  |  |  | 1 |  |
| 1 0 |  |  |  |  |  |  | |
| 1 1 |  |  |  |  |  |

**Table F.1.1: Truth Table of Logic Gates**

**F.2 Constructing 3-input AND & OR gates from 2-input AND & OR gates**

|  |  |
| --- | --- |
| **C:\Users\Tahsin\Desktop\3-in-and.png** | **C:\Users\Tahsin\Desktop\3-in-or.png** |

**Figure F.2.1: Extension of inputs of AND and OR gates**


|  |  |  |
| --- | --- | --- |
|  |  |  |
| 0 0 0 |  |  |
| 0 0 1 |  |  |
| 0 1 0 |  |  |
| 0 1 1 |  |  |
| 1 0 0 |  |  |
| 1 0 1 |  |  |
| 1 1 0 |  |  |
| 1 1 1 |  |  |

**Table F.2.1: Truth Tables for 3-input AND and OR**

**F.3 Implementation of Boolean Functions**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
|  |  |  |  |  |
| 0 0 0 |  |  |  |  |
| 0 0 1 |  |  |  |  |
| 0 1 0 |  |  |  |  |
| 0 1 1 |  |  |  |  |
| 1 0 0 |  |  |  |  |
| 1 0 1 |  |  |  |  |
| 1 1 0 |  |  |  |  |
| 1 1 1 |  |  |  |  |

**Table F.3.1: Truth Table for the given Boolean Function**



**Figure F.3.1: Logic Diagram for the given Boolean Function**